This website requires JavaScript.
Explore
Help
Sign in
xiretza
/
splink
Watch
1
Star
0
Fork
You've already forked splink
0
Code
Issues
Pull requests
Projects
Releases
Wiki
Activity
No description
9
commits
2
branches
0
tags
883
KiB
VHDL
60%
Python
30.9%
Makefile
9.1%
de6a38044b
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
Xiretza
de6a38044b
vhdl: assert reset if PLL is not locked
2022-06-04 21:53:14 +02:00
vhdl
vhdl: assert reset if PLL is not locked
2022-06-04 21:53:14 +02:00
.gitignore
Add basic tools and VHDL skeleton
2022-06-03 19:11:07 +02:00
arty_a7_35.xdc
Add liteeth core
2022-06-04 21:51:28 +02:00
gen_liteeth.py
Add liteeth core
2022-06-04 21:51:28 +02:00
Makefile
makefile: switch to nextpnr toolchain
2022-06-04 21:19:37 +02:00
Makefile.nextpnr
Add nextpnr-xilinx makefile
2022-06-04 21:18:57 +02:00
Makefile.symbiflow
fix(Makefile.symbiflow): fix read_verilog yosys command
2022-06-03 22:18:09 +02:00