|
|
7bd98812f9
|
Added more and more stuff for dipl
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2020-03-15 01:28:01 +01:00 |
|
|
|
a78cc80bb2
|
Added stuff from corona start
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2020-03-14 22:30:05 +01:00 |
|
|
|
c4a71b39dd
|
Misc updates, add core and SoC docs
|
2020-03-01 17:13:51 +01:00 |
|
|
|
9d04e5ca2b
|
Update gitignore
|
2020-02-28 18:35:54 +01:00 |
|
|
|
ae4c533320
|
Add bibliography
|
2020-02-28 18:35:10 +01:00 |
|
|
|
38e12fa78b
|
Add Makefile and VHDL headers generation
|
2020-02-28 11:21:08 +01:00 |
|
|
|
387e9d61c6
|
Add initial outline of DS
|
2019-12-10 15:32:02 +01:00 |
|
|
|
3b360e3237
|
Move sample DS
|
2019-12-10 14:23:44 +01:00 |
|
|
|
4dc03e5250
|
Added documents for MST1 and documentation for that
Signed-off-by: tyrolyean <tyrolyean@tyrolyean.net>
|
2019-10-21 00:59:23 +02:00 |
|
|
|
44729e7345
|
Added documentation pieces
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2019-10-20 21:58:00 +02:00 |
|
|
|
b9fa071e76
|
Initial import
|
2019-09-20 17:32:06 +02:00 |
|
|
|
35b62c8251
|
Adeed tex files for dipl
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2019-09-07 18:15:15 +02:00 |
|
|
|
bb9d39a95d
|
Added correction and corrected version
as given by the allmighty XH. All behail him!
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2019-07-01 23:41:19 +02:00 |
|
|
|
6e711be18f
|
Added initial antrag
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2019-07-01 23:40:11 +02:00 |
|
|
|
b7fae59d8e
|
INITIAL COMMIT
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
|
2019-07-01 23:38:26 +02:00 |
|
