This website requires JavaScript.
Explore
Help
Sign in
xiretza
/
splink
Watch
1
Star
0
Fork
You've already forked splink
0
Code
Issues
Pull requests
Projects
Releases
Wiki
Activity
No description
4
commits
2
branches
0
tags
883
KiB
VHDL
60%
Python
30.9%
Makefile
9.1%
63557ba83f
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
Xiretza
63557ba83f
fix(Makefile.symbiflow): fix read_verilog yosys command
2022-06-03 22:18:09 +02:00
vhdl
Add basic tools and VHDL skeleton
2022-06-03 19:11:07 +02:00
.gitignore
Add basic tools and VHDL skeleton
2022-06-03 19:11:07 +02:00
arty_a7_35.xdc
Add basic tools and VHDL skeleton
2022-06-03 19:11:07 +02:00
gen_liteeth.py
fix(gen_liteeth): fix configurations
2022-06-03 22:17:13 +02:00
Makefile
Add basic tools and VHDL skeleton
2022-06-03 19:11:07 +02:00
Makefile.symbiflow
fix(Makefile.symbiflow): fix read_verilog yosys command
2022-06-03 22:18:09 +02:00