xiretza
/
splink
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
4 Commits 2 Branches 0 Tags 883 KiB
VHDL 60%
Python 30.9%
Makefile 9.1%
Go to file
Xiretza 63557ba83f fix(Makefile.symbiflow): fix read_verilog yosys command 2022-06-03 22:18:09 +02:00
vhdl Add basic tools and VHDL skeleton 2022-06-03 19:11:07 +02:00
.gitignore Add basic tools and VHDL skeleton 2022-06-03 19:11:07 +02:00
Makefile Add basic tools and VHDL skeleton 2022-06-03 19:11:07 +02:00
Makefile.symbiflow fix(Makefile.symbiflow): fix read_verilog yosys command 2022-06-03 22:18:09 +02:00
arty_a7_35.xdc Add basic tools and VHDL skeleton 2022-06-03 19:11:07 +02:00
gen_liteeth.py fix(gen_liteeth): fix configurations 2022-06-03 22:17:13 +02:00