xiretza/splink
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

Compare commits

base: xiretza:c2673e35bfcbbfbfad88263bc5a3cf411d4ac427
Branches Tags
xiretza:main
xiretza:liteeth-wishbone
...
compare: xiretza:5fb8d3a176af40b207274d62f557126c0b795022
Branches Tags
xiretza:liteeth-wishbone
xiretza:main

3 commits
c2673e35bf ... 5fb8d3a176

Author SHA1 Message Date
Xiretza
5fb8d3a176 gitignore: ignore __pycache__ 2022-07-14 15:59:32 +02:00
Xiretza
f026fcfe5c fix: workaround nextpnr-xilinx#42 2022-07-14 15:59:32 +02:00
Xiretza
77c602c8fd fix: reorganize outputs to 6 strands per PMOD 2022-07-14 15:59:32 +02:00
2 changed files with 16 additions and 4 deletions
Show stats Expand all files Collapse all files

1
.gitignore vendored
View file

@ -1,2 +1,3 @@
/work/ /work/
*.o *.o
__pycache__

19
vhdl/arty_a7.vhdl
View file

@ -36,7 +36,7 @@ entity arty_a7 is
-- when necessary -- when necessary
pmod_a : out std_logic_vector(7 downto 0); pmod_a : out std_logic_vector(7 downto 0);
pmod_b : out std_logic_vector(7 downto 0); pmod_b : out std_logic_vector(7 downto 0);
pmod_c : in std_logic_vector(7 downto 0); pmod_c : out std_logic_vector(7 downto 0);
pmod_d : out std_logic_vector(7 downto 0); pmod_d : out std_logic_vector(7 downto 0);
clock_100mhz : in std_logic; clock_100mhz : in std_logic;
@ -320,9 +320,20 @@ begin
sys_reset <= not pll_locked or not n_reset; sys_reset <= not pll_locked or not n_reset;
pmod_a <= drivers(7 downto 0); pmod_a <= "00" & drivers(5 downto 0);
pmod_b <= drivers(15 downto 8); pmod_b <= "00" & drivers(11 downto 6);
pmod_d <= drivers(23 downto 16);
pmod_c(7) <= '0';
pmod_c(6) <= '0';
pmod_c(5) <= drivers(17);
pmod_c(4) <= drivers(16);
pmod_c(3) <= drivers(15);
pmod_c(2) <= drivers(14);
-- workaround for https://github.com/gatecat/nextpnr-xilinx/issues/42#issuecomment-1183525828
pmod_c(1) <= drivers(12);
pmod_c(0) <= drivers(13);
pmod_d <= "00" & drivers(23 downto 18);
sender: process(sys_clk) sender: process(sys_clk)
begin begin