4 lines
102 B
Text
4 lines
102 B
Text
|
[submodule "vhdl/ws2812_vhdl"]
|
||
|
|
path = vhdl/ws2812_vhdl
|
||
|
|
url = https://gitlab.com/xiretza/ws2812_vhdl
|