tyrolyean/dipl
1
0
Fork 0
Code Issues Releases Activity
Our diploma thesis
38 commits 5 branches 0 tags 123 MiB
TeX 100%
Go to file
Xiretza 287fa0b7ee
Add info about SoC software
2020-03-30 23:39:46 +02:00
antrag Adeed tex files for dipl 2019-09-07 18:15:15 +02:00
pics Fix compilation, add gitignore 2020-03-23 13:20:25 +01:00
planung/DP Fix compilation, add gitignore 2020-03-23 13:20:25 +01:00
sections Add info about SoC software 2020-03-30 23:39:46 +02:00
.gitignore Merge batman content 2020-03-23 14:02:38 +01:00
Diplomschrift.bib Cite VHDL's strong typing 2020-03-30 20:54:17 +02:00
Diplomschrift.tex Rework heading hierarchy 2020-03-30 15:20:53 +02:00
generate_entity_headers.py Add Makefile and VHDL headers generation 2020-02-28 11:21:08 +01:00
LICENSE.md INITIAL COMMIT 2019-07-01 23:38:26 +02:00
Makefile Merge batman content 2020-03-23 14:02:38 +01:00
preamble.tex Turn VHDL introduction into appendix 2020-03-30 15:18:16 +02:00
README.md INITIAL COMMIT 2019-07-01 23:38:26 +02:00

README.md

About

This repository contains documents related to the YARM thesis at the HTBLuVA Innsbruck Anichstrasse.

LICENSE

This thesis is licensed for use under the Creative Commons BY 4.0 License as published by the Creative Commons Corporation. Please see the LICENSE.md file or the creative commons website at https://creativecommons.org/licenses/by/4.0/legalcode for a full copy of the license.