xiretza/splink
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

Compare commits

base: xiretza:d2a18e19e54102cab4221859c0a0affe2292796b
Branches Tags
xiretza:main
xiretza:liteeth-wishbone
..
compare: xiretza:23f0ad777f499099e3ea0a2ec4d37c25d94d345e
Branches Tags
xiretza:liteeth-wishbone
xiretza:main

2 commits
d2a18e19e5 ... 23f0ad777f

Author SHA1 Message Date
Xiretza
23f0ad777f fix: work around ghdl#2102 
https://github.com/ghdl/ghdl/issues/2102
 2022-06-20 12:22:20 +02:00
Xiretza
9246812236 fix: work around ghdl#2078 
https://github.com/ghdl/ghdl/issues/2078
 2022-06-20 12:21:34 +02:00
1 changed files with 1 additions and 0 deletions
Show stats Expand all files Collapse all files

1
vhdl/splink.vhdl
View file

@ -184,6 +184,7 @@ begin
-- workaround for ghdl#2078 -- workaround for ghdl#2078
if reset = '0' and udp_valid = '1' and receive_state = DATA then if reset = '0' and udp_valid = '1' and receive_state = DATA then
-- workaround for ghdl#2102
for i in 0 to NUM_STRANDS-1 loop for i in 0 to NUM_STRANDS-1 loop
if i = active_strand then if i = active_strand then
if input_bank = BANK_A then if input_bank = BANK_A then