|
|
f989d052be
|
day2/vhdl: don't simulate synthesized design by default
|
2020-12-06 16:39:29 +01:00 |
|
|
|
58ab8238f8
|
read problem inputs from stdin
|
2020-12-06 16:39:29 +01:00 |
|
|
|
cdfec86112
|
day2/vhdl: update gitignore
|
2020-12-02 21:21:12 +01:00 |
|
|
|
377e7d3e57
|
day2/vhdl: also run synthesized version
|
2020-12-02 21:19:33 +01:00 |
|
|
|
7ae2f5a4af
|
day2/vhdl: workaround ghdl#1529
https://github.com/ghdl/ghdl/pull/1529
|
2020-12-02 21:19:19 +01:00 |
|
|
|
a34a10b15e
|
day2: add VHDL solution
|
2020-12-02 11:10:43 +01:00 |
|
