Xiretza c15a3ec470 Improve phrasing		2020-03-30 20:56:18 +02:00
..
core	Rework heading hierarchy	2020-03-30 15:20:53 +02:00
soc	Improve phrasing	2020-03-30 20:56:18 +02:00
vhdl_intro	Link to VHDL intro appendix	2020-03-30 20:54:36 +02:00