dipl/sections/Anhang/Projektterminplanung/projektterminplanungDP.tex
Tyrolyean 84b8effe40
Removed svg inkscape
Signed-off-by: Tyrolyean <tyrolyean@tyrolyean.net>
2020-03-30 23:43:04 +02:00

185 lines
5.1 KiB
TeX
Raw Permalink Blame History

This file contains ambiguous Unicode characters

This file contains Unicode characters that might be confused with other characters. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

\subsubsection{Meilensteine}
\paragraph{Brauns}
Tabelle \ref{tab:mst_brauns} zeigt die zu Projektbeginn festgelegten Meilensteine.
\begin{table}[H]
\centering
\begin{tabular}{| c | r |}
\hline
\textbf{Datum} & \textbf{Meilenstein}\\
\hline
\hline
21.10.2019 & Pflichtenheft, Grobdesign, Testplan, Core-Grundstruktur \\
\hline
17.12.2019 & Komplettes Core-Simulationsdesign\\
\hline
21.01.2020 & Simpler SoC (core+memory+LEDs) und Implementierung in FPGA \\
\hline
18.02.2020 & Anbindung an diskrete Peripherie\\
\hline
10.03.2020 & UART-Bootloader\\
\hline
\end{tabular}
\caption{Meilensteine Brauns Armin}
\label{tab:mst_brauns}
\end{table}
\paragraph{Plank}
Tabelle \ref{tab:mst_plank} zeigt die zu Projektbeginn festgelegten
Meilensteine. Der Meilensteininhalt wurde nach der Aufgabenstellung zugeteilt,
die Meilensteintermine wurden vom Betreuer festgelegt.
\begin{table}[H]
\centering
\begin{tabular}{| c | r |}
\hline
\textbf{Datum} & \textbf{Meilenstein}\\
\hline
\hline
22.10.2019 & Pflichtenheft, Grobdesign, Testplan, Beschaffung der Unterlagen\\
\hline
10.12.2019 & Serielle Schnitstelle\\
\hline
14.01.2020 & 8-Bit-Parallelport\\
\hline
12.02.2020 & Dokumentation\\
\hline
10.03.2020 & 4-Bit-DAC mit R-2R-Netz\\
\hline
\end{tabular}
\caption{Meilensteine Plank Daniel}
\label{tab:mst_plank}
\end{table}
\subsubsection{Work time reference}
Table \ref{tab:plank_work} shows the times worked.
\begin{longtable}{| l | c | p{100mm} |}
\hline
\textbf{Date} & \textbf{Duration [h]} & \textbf{Task}\\
\hline
\hline
2019-09-06 & 4.25 & start of thesis document \\
\hline
2019-09-07 & 2.25 & planning of thesis \\
\hline
2019-09-20 & 1 & planning part two, input into database \\
\hline
2019-09-23 & 0.5 & corrections in database \\
\hline
2019-09-25 & 0.5 & discussions with supervisor about deadlines\\
\hline
2019-09-27 & 0.25 & reformatting and discussion about database entry\\
\hline
2019-10-11 & 2 & tests and high level design for MS1\\
\hline
2019-10-12 & 3.75 & gather PDFs for MS1\\
\hline
2019-10-16 & 2.5 & tests and high level design for MS1\\
\hline
2019-10-17 & 2.5 & tests and high level design for MS1\\
\hline
2019-10-20 & 4.25 & tests and high level design for MS1\\
\hline
2019-10-22 & 3.5 & Finalisation tests and high level design for MS1\\
\hline
2019-12-08 & 4.75 & Download thesis template and implement\\
\hline
2020-01-03 & 6.75 & Planning and early schematics of serial module\\
\hline
2020-01-04 & 2 & Parallel port layout\\
\hline
2020-01-08 & 3.75 & Serial console breadboard test\\
\hline
2020-01-11 & 2.5 & Attempting interaction with 16550\\
\hline
2020-01-18 & 4.5 & Attempting interaction with 16550 nailing down errors\\
\hline
2020-01-18 & 3 & Attempting interaction with 16550\\
\hline
2020-02-25 & 1 & Help partner with hosting tar.gz file\\
\hline
2020-01-26 & 6.25 & Attempting interaction with 16550 no output\\
\hline
2020-02-01 & 3 & Attempting interaction with 16550 quartz doesnt oscillate\\
\hline
2020-02-07 & 5.5 & Attempting to make 1.8432MHz oscillators oscillate\\
\hline
2020-02-08 & 3 & Oscillation succeeded… finaly\\
\hline
2020-02-09 & 7.75 & Transmit character in serial via 16550\\
\hline
2020-02-10 & 4 & Serial console eurocard\\
\hline
2020-02-11 & 5 & Serial console and arduino eurocard\\
\hline
2020-02-12 & 5 & Serial console and arduino eurocard\\
\hline
2020-02-13 & 4 & Serial console and arduino eurocard testing\\
\hline
2020-02-14 & 6 & Serial console and arduino eurocard code\\
\hline
2020-02-15 & 3.5 & Serial console and arduino eurocard code\\
\hline
2020-02-18 & 3.5 & ECHO! Program\\
\hline
2020-02-19 & 3.5 & DAC schematic and breadboard beginning\\
\hline
2020-02-20 & 2.25 & DAC driver simulation attempt\\
\hline
2020-03-01 & 3.25 & Level shifter test and verification\\
\hline
2020-03-04 & 2 & DAC fifo breadboard\\
\hline
2020-03-08 & 7.5 & breadboard final test DAC and FIFO and eurocard\\
\hline
2020-03-10 & 4.75 & DAC module test and sine generation code\\
\hline
2020-03-11 & 4.25 & textadventure start\\
\hline
2020-03-12 & 4.25 & textadventure polling dac and 16550\\
\hline
2020-03-13 & 4.5 & finalisation of everything in school COVID-19\\
\hline
2020-03-14 & 5 & textadventure DAC mode implementation\\
\hline
2020-03-15 & 4 & textadventure sound routines\\
\hline
2020-03-17 & 4 & textadventure gameplay\\
\hline
2020-03-18 & 6 & documentation\\
\hline
2020-03-19 & 4 & documentation\\
\hline
2020-03-20 & 3 & documentation\\
\hline
2020-03-21 & 1 & textadventure gamplay\\
\hline
2020-03-22 & 0.5 & textadventure gamplay\\
\hline
2020-03-23 & 6.25 & documentation\\
\hline
2020-03-24 & 6.75 & documentation\\
\hline
2020-03-25 & 7.25 & documentation\\
\hline
2020-03-26 & 7 & documentation\\
\hline
2020-03-27 & 5.75 & documentation\\
\hline
2020-03-28 & 4.5 & documentation\\
\hline
2020-03-29 & 6.5 & documentation\\
\hline
2020-03-30 & 9.75 & documentation\\
\hline
2020-03-31 & 0 & documentation\\
\hline
\hline
2020-04-01 & \textbf{SUM} & 229.5h\\
\hline
\caption{Work time reference}
\label{tab:plank_work}
\end{longtable}