tyrolyean/dipl
1
0
Fork 0
Code Issues Releases Activity

Fix citations, change citation style

Browse source
This commit is contained in:
Xiretza 2020-03-27 12:49:50 +01:00
parent e65030ef47
commit 244380ee5f
Signed by: xiretza
GPG key ID: E51A6C6A1EB378ED
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
preamble.tex
View file

@ -143,7 +143,7 @@
\makeindex \makeindex
%%% BibLaTeX settings %%% BibLaTeX settings
\usepackage[style = verbose, dashed=false, citestyle = authoryear-ibid, maxcitenames=1]{biblatex} \usepackage[style = verbose, dashed=false, citestyle = ieee]{biblatex}
\usepackage{csquotes} \usepackage{csquotes}
%\addbibresource{./bibliographies/MR.bib} %\addbibresource{./bibliographies/MR.bib}
\DeclareNameAlias{sortname}{family-given} \DeclareNameAlias{sortname}{family-given}

2
sections/vhdl_intro/vhdl_intro.tex
View file

@ -14,7 +14,7 @@ Other than a text editor, the following Free Software packages have to be instal
\item[\icode{ghdl}\cite{ghdl}] to analyze, compile, and simulate the design \item[\icode{ghdl}\cite{ghdl}] to analyze, compile, and simulate the design
\item[\icode{gtkwave}\cite{gtkwave}] to view the simulation waveform files \item[\icode{gtkwave}\cite{gtkwave}] to view the simulation waveform files
\item[\icode{yosys}\cite{yosys}] to synthesize the design \item[\icode{yosys}\cite{yosys}] to synthesize the design
\item[\icode{ghdlsynth-beta}\cite{yosys}] to synthesize the design \item[\icode{ghdlsynth-beta}\cite{ghdlsynth-beta}] to synthesize the design
\item[\icode{nextpnr-xilinx}\cite{nextpnr-xilinx}] to place and route the design \item[\icode{nextpnr-xilinx}\cite{nextpnr-xilinx}] to place and route the design
\item[\icode{Project X-Ray}\cite{prjxray}] for FPGA layout data and bitstream tools \item[\icode{Project X-Ray}\cite{prjxray}] for FPGA layout data and bitstream tools
\item[\icode{openFPGALoader}\cite{open-fpga-loader}] to load the bitstream onto the FPGA \item[\icode{openFPGALoader}\cite{open-fpga-loader}] to load the bitstream onto the FPGA